10644211 Renumbered 1.126

## **CLAIMS**

## What is claimed is:

1	I. An integrated circuit (IC) comprising:		
2	a plurality of functional units selectively communicating with each other;		
3	a plurality of logic circuits connected together in ones of said plurality of		
4	functional units, connected said logic circuits in each of said ones defining function		
5	therein;		
6	selectable supply switching devices disposed at ones of said logic circuits		
7	selectively supplying power and alternately isolating connected said logic circuits, said		
8	selectable supply switching devices turning on at a threshold voltage having a magnitude		
9	greater than like devices is said logic circuits; and		
10	a switchable bias supply at each selectable supply switching device selectively		
11	reducing threshold voltage magnitude responsive to said each selectable supply switching		
12	device supplying power.		
1	2. An IC as in claim 1, wherein said devices are field effect transistors (FETs), ones		
2	of said selectable supply switching devices are p-type FETs (PFETs) connected between		
3	a supply line $(V_{dd})$ and an intermediate supply line.		
1	3. An IC as in claim 2, wherein whenever ones of said selectable supply switching		
2	devices are supplying power to said connected logic circuits, said switchable bias supply		
3	at said ones provides a body bias of $V_{dd}$ - 0.7V to said one.		
1	4. An IC as in claim 3, wherein whenever ones of said selectable supply switching		
2	devices are isolating said connected logic circuits, said switchable bias supply at said		
3	ones provides a body bias of V <sub>dd</sub> to said one, whereby leakage current in and off said one		

- 4 is substantially reduced with said body bias of V<sub>dd</sub> over said off ones with body bias at
- 5  $V_{dd} 0.7V$ .
- 1 5. An IC as in claim 2, wherein at least one said intermediate supply line is
- 2 connected to two or more of said logic circuits.
- 1 6. An IC as in claim 2, further comprising a decoupling capacitor at each said
- 2 intermediate supply line.
- 1 7. An integrated circuit (IC) comprising:
- 2 a plurality of functional units selectively communicating with each other;
- a plurality of logic circuits connected together in each of said plurality of
- 4 functional units, connected said logic circuits in each functional unit defining function in
- 5 said each unit; and
- 6 selectable supply switching devices disposed at ones of said logic circuits
- 7 selectively alternately supplying power and isolating connected said logic circuits, said
- 8 selectable supply switching devices being a high threshold device turning on at a
- 9 threshold voltage having a magnitude greater than at least one like devices is said logic
- circuits, each said of selectable supply switching devices being one in a series of stacked
- 11 high threshold devices.
- 1 8. An IC as in claim 7, wherein said devices are field effect transistors (FETs), ones
- of said selectable supply switching devices are p-type FETs (PFETs) connected between
- a supply line  $(V_{dd})$  and an intermediate supply line.
- 1 9. An IC as in claim 8, wherein said selectable supply switching PFETs are each one
- of a pair series of stacked said high threshold PFETs, one of each of said pairs being
- 3 connected to V<sub>dd</sub> and the other of said pair being connected to said intermediate supply
- 4 line.

1	10.	An IC as in claim 9, wherein at least one said intermediate supply line is			
2	conn	ected to two or more of said logic circuits.			
1	11.	An IC as in claim 8, further comprising a decoupling capacitor at each said			
2	interr	nediate supply line.			
1	12.	An IC as in claim 8, wherein remaining ones of said selectable supply switching			
2	devices are n-type FETs (PFETs) connected between a supply return line (Gnd) and an				
3		nediate return line.			
,	13				
1	An IC as in claim 12, wherein said series stacked said high threshold devices				
2	comp	comprises:			
3		a plurality of high threshold PFET pairs, a first PFET of each of said PFET pairs			
4	being connected between V <sub>dd</sub> and said intermediate supply line; and				
5		a plurality of high threshold NFET pairs, a first NFET of each of said pairs being			
6	conne	cted between Gnd and said intermediate return line.			
	14	12			
1	125.	An IC as in claim 14, wherein ones of said first PFET are paired with a plurality			
2	of sec	ond PFETs.			
	15	12			
1	16.	An IC as in claim 14, wherein ones of said first NFET are paired with a plurality			
2	of sec	ond NFETs.			
	16	13			
l	Ý1.	An IC as in claim 14, wherein a second PFET of said plurality of high threshold			
2	PFET	PFET pairs is a logic circuit PFET in one first supply switched logic circuit and a second			
3		of said plurality of high threshold pairs is a logic circuit NFET in one second			

supply switched logic circuit.

4

	17 16
1	An IC as in claim 17, wherein a logic path in at least one of said plurality of
2	functional units comprises alternating first supply switched logic circuits and second
3	supply switched logic circuits.
	\ <b>%</b>
1	19. An IC as in claim 7, wherein said devices are field effect transistors (FETs), one
2	of said selectable supply switching devices are n-type FETs (NFETs) connected betwee
3	a supply return line (Gnd) and an intermediate return line.
	19
1	20. An IC as in claim 19, wherein said selectable supply switching NFETs are each
2	one of a pair series of stacked said high threshold NFETs, one of each of said pairs bein
3	connected to Gnd and the other of said pair being connected to said intermediate return
4	line.
	9d 19
1	An IC as in claim 20, wherein at least one said intermediate return line is
2	connected to two or more of said logic circuits.
	21
1	An IC as in claim 19, further comprising a decoupling capacitor at each said
2	intermediate supply line.
	$\mathcal{W}$
1	23. An IC as in claim 7, wherein series of stacked said high threshold devices are
2	tapered widest to narrowest with the widest said high threshold devices being disposed it
3	said series nearest to a logic circuit output and the narrowest at supply connections.
	24
1	An IC as in claim 23, wherein tapered said series of stacked high threshold
2	devices have a taper ratio of 4, each said high threshold devices in said tapered series
3	being 4 times wider than its next adjacent narrower stacked said device.
	전 2 <sup>3</sup>
ì	2/5. An IC as in claim 2/4, wherein said tapered series of stacked high threshold
2	devices comprises 2 said high threshold devices.

	2
1	26. A method of designing a series of stacked high threshold devices for reducing
2	circuit leakage, said method comprising the steps of:
3	a) selecting an equivalent device width;
4	b) determining stack height reduction of leakage for a number of stack
5	heights;
6	c) determining leakage for each of a number of taper ratios, circuit leakage
7	being determined by said stack height and taper ratio;
8	d) determining an delay adder for each of said number of taper ratios;
9	e) determining a circuit wake up time for each of said number of taper ratios,
10	circuit delay being determined by said delay adder and wakeup time; and
11	f) selecting an optimum stack height and an optimum taper ratio to minimize
12	circuit leakage and circuit delay.
l	A method as in claim, 26, before the step (f) of said optimum stack height and said
2	optimum taper ratio, said method further comprising the steps of:
3	el) determining an intermediate supply bounce for each of said number of
4	taper ratios, said intermediate supply bounce affecting circuit delay; and
5	e2) determining an in-stack off voltage for each of said number of taper ratios,
6	said in-stack off voltage affecting circuit leakage.
	26
1	28. A method as in claim 27, wherein the step (f) comprising empirically relating
2	circuit leakage and circuit delay to said equivalent device width (W), stack height (N) and
3	taper ratio (T).
1	26 A method as in claim 26 when is a six to the same and
2	29. A method as in claim 28, wherein empirically relating circuit leakage and circuit delay has the form:
3	$t_{delay} = (t_0 - N/a - W/b)(1 - T/c) \text{ and}$
4	
5	$P_{\text{standby}} = (k_0 + k_1 \exp(-N^2)) (W/2)^d (j_0 + \exp(-T)), \text{ where a, b, c, d, } k_0, k_1 \text{ and } j_0 \text{ are process}$
,	dependent coefficients and to is the delay with a single header/footer device